

BUCKY_WHL Schematic

2018/04/10

REV : X01

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

BV UMA TC TPM



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Bucky WHL


Rev
SA

Date: Friday, July 13, 2018

Sheet 1 of 105

Bucky WHL Block Diagram

Project code:
PCB P/N: 17859
Revision: SA



CHARGER	
ISL88739	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP	
45	
INPUTS	OUTPUTS
	3D3V_PWR
	3D3V_S5
	5V_PWR
	5V_S5
DCBATOUT	
CPU Core Power	
NCP81208MNTXG	
46~50	
NCP81382MNTXG x 2	
NCP81382MNTXG (23e)	
NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DCBATOUT+VCCSA	
DDR4 SUS	
RT8231AGQW-GP	
APL5930KAI-TRG	
51	
INPUTS	OUTPUTS
DCBATOUT	1D2V_S3
3D3V_S5	0D5V_S0
	2D5V_S3
CPU VCCPRIM_CORE 1V	
11	
INPUTS	OUTPUTS
1D0V_S5	+VCCPRIM_CORE
CPU DCDC-V1D00A	
AOZ2262QI-10-GP-U	
53	
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D8V	
APL5930KAI-TRG	
54	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V_S0	
TPS22966DPUR-GP	
40	
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
EOPIO/EDRAM (23e)	
TPS22961DNYT	
40	
INPUTS	OUTPUTS
1D0V_S5	+V_EDRAM_VR
1D0V_S5	+V_EOPIO_VR
3D3V_VGA	
AO3419L	
86	
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
VGA_CORE	
ISL6271HRTZ-GP-U85	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
1D5V_VGA_S0	
Y8288RAC-GP	
86	
INPUTS	OUTPUTS
DCBATOUT	1D5V_VGA_S0

SV LMA TC TPM

SSID = CPU



```

24 PECI_CPU <<<<
24,44,46 PROCHOT#_CPU <<<<
55 TOUCH_PANEL_INTR# <<<<
24,65 TP_WAKE_KBC# <<<<


17 H_CPUWPWRGD >>>
55 TOUCH_PANEL_PD# <<<<

```

99	XDP_TCLK	<<<
99	XDP_TDO_CPU	<<<
99	XDP_TDI	<<<
99	XDP_TMS	<<<
99	XDP_TCK_JTAGX	>>>
99	PCH_JTAG_TDO	>>>
99	PCH_JTAG_TDI	>>>
99	PCH_JTAG TMS	>>>



(#543016) PROCHOT# Routing Guidelines




M1,2,3,4,5: <3 inches
M6: 1-11 inches
MCPU: 0.3-1.5 inches
Mt <0.3 mils
Main route (M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches





SSID = CPU


DP to HDMI2.0



DP for Type-C Mux



2016/11/01modify




1.65GT Length 6.5" (3VIA)

DP to HDMI2.0



DP for Type-C Mux

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single $24.9 \pm 1\%$ resistor

RO13_20170626



Do Not Stuff



DP for Type-C Mux

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	$24.9 \Omega \pm 1\%$	Max = 100 mils


(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with $2.2\text{-}k \pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with $2.2\text{-}k \pm 5\%$ resistor	NC

BV UIMA TC TPM



15 CFG3 <<< _____

15 CFG4 <<< _____




```
SKL(#543016):
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*
```

SSID = CPU




Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.

SVID_543016:



SVID ALERT



- **Layout Note:**
 1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Length match<25mil


Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS		76	76	2992.13	2992.13

Segment	Time Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS	381			15000	
M3	MS/SL/DSL	VSS	102		432	4015.75	17007.9
M4	MS/SL/DSL	VSS	102			4015.75	
M5	MS/SL/DSL	VSS	102			4015.75	
M6	MS/SL/DSL	VSS	3	3		118.11	118.11
M7	MS/SL/DSL	VSS	3	3		118.11	118.11
M8	MS/SL/DSL	VSS	3	3		118.11	118.11
M9	MS/SL/DSL	VSS	3	3		118.11	118.11
M10	MS/SL/DSL	VSS	3	3		118.11	118.11
M11	MS/SL/DSL	VSS	3	3		118.11	118.11
M12	MS/SL/DSL	VSS	3	3		118.11	118.11
M13	MS/SL/DSL	VSS	3	3		118.11	118.11

Topology Guidelines

SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=22Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock
Length Matching Rules	
Length Matching between VIDSOUT and VIDSCK	± 100mils






. Routing Illustration for SVID Topology



46 VSSSA_SENSE <<<< ———
46 VCCSA_SENSE <<<< ———

46 VCCGT_SENSE <<<< ———
46 VSSGT_SENSE <<<< ———

Pin Number	CFL-U43E	WHL ES1 Netname	WHL ES2 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE



BV UMA TC TPM

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU (VDDQ/VCC/VCCST/VCCSTG)

Size A3 Document Number
Bucky WHL


Date: Friday, July 13, 2018 Sheet 8 of 105

Rev SA

Main Func = CPU

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size

A3

Document Number

Bucky WHL


Rev

SA


Date: Friday, July 13, 2018

Sheet 9 of 105


1V CPU CORE



VCCGT



VCCSA



Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220µF (@4.5mΩ ESR)	Placed at primary side near to VR output
VCGT Power Plane at VR output	2x 220µF (@4.5mΩ ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250KHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling design to ensure the electrical requirements are met.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
	8x 10uF 0402		Place as close to the package as possible
	18x 47uF 0805 (6.3V)		Place as close to the package as possible. Can be placed on as either Primary or back side cap.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)


Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCC _{GT}	15x 22uF 0603		Place underneath the package
	4x 47uF 0805 (6.3V)		
		1x 1uF 0402/0201	Place as close to the package as possible
VCC _{SA}		15x 10uF 0402	
		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
VDDQ	2x 0805		Placeholder Only
		4x 1uF 0402/0201	Place as close to the package as possible.
		3x 10uF 0402	
	1x 22uF 0603		
	6x 10uF 0402		
VCC _{IO}	4x 1uF 0201		Place underneath the package
	6x 10uF 0402		Place as close to the package as possible
	4x 0402		Placeholder Only
VCC _{PLL_OC}	1x 1uF 0402		Do not merge VCC _{PLL} , VCC _{PLL_OC} and VCC _{GT} to any noisy and high current power rail and do not route them close adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL falling to phase lock.
VCC _{PLL}	1x 0.1uF 0201		Place as close as possible to BGA.
		1x 1uF 0402	Place as close as possible to BGA and can be placed on a either Primary or backside cap.
		1x 0805	Placeholder Only. Can be placed on as either Primary or back side cap.
VCC _{GT}	1x 1uF 0402		
VCC _{CMO}	1x 1uF 0402		

Notes

1. The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ~ 250kHz e.g., 1MHz switching VR
2. Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.

SSID = CPU

PCH DERIVED RAILS UNSLICED GT VCCIO




Layout Note:

1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15

U-line 23e 28W
IccMax current-10ms max = 34 A

RF request 2016/01/12 modify

BV UMA TC TPM




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(Power CAP2)**

Size A3	Document Number	Rev
	Bucky WHL	SA
Date: Friday, July 13, 2018	Sheet 11 of 105	

DDR DATA



5 M_B_DQS_DN[7:0] << >>

5 M_B_DQS_DP[7:0] << >>

DDR CMD/ADD

```

5 M_B_ACT_N >>> _____
5 M_B_ALERT_N >>> _____
5 M_B_PARITY >>> _____

V_SM_VREF_CNTB >>> _____

```

DDR CTRL

5 M_B_CS#0 >>> _____
5 M_B_CS#1 >>> _____

5 M_B_CKE0 >>> _____
5 M_B_CKE1 >>> _____
 >>> _____





DDR CLOCK

5 M_B_CLK0 >>> _____
5 M_B_CLK#0 >>> _____

5 M_B_CLK1 >>> _____
5 M_B_CLK#1 >>> _____

DDR OTHERS

5,12,13 SM_DRAMRST# >>>—
12,18,65 PCH_SMBDATA <<<>>>—
12,18,65 PCH_SMBCLK <<<>>>—
5,12,13 SM_DRAMRST# >>>—



5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

BV UMA TC TPM

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR (RSVD) (DDR4-CHA1)					
Size A4	Document Number Bucky WHL				Rev SA
Date: Friday, July 13, 2018			Sheet 14 of 105		


5

4

3

2


1



新增功能



#543016:
220 nF nominal capacitors are recommended for Gen 3.
100 nF nominal capacitors are recommended for Gen 2.



Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Trace Width: 4 mils min (breakout) 12-15 mils (trace)



#545659: The xHCI controller supports USB Debug port on all USB3.0 capable ports.

USB3 (USB3.0 Port1)

USB4 (USB3.0 Port2)

USB3.0 Type C

USB3 (USB3.0 port1)

USB4 (USB3.0 port2)

USB2 (USB2.0 Port3 on IOBD)

USB3.0 Type C

Finger Print (USB2.0 Port5)

CAMERA (USB2.0 Port6)

Card Reader (USB2.0 Port7)

Bluetooth (USB2.0 Port8)

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.









#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.

#543016: When used as DEVELOP, no external pull-up or pull-down termination required from SATA HOST DEVELOP.









Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)
						x1x2x4
U	6	12	1	8b/10b	2500	0.250.501.00
			2	8b/10b	5000	0.501.002.00
			3	128b/130b	8000	1.002.003.94
Y	5	10	1	8b/10b	2500	0.250.501.00
			2	8b/10b	5000	0.501.002.00



PCH-LP	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3	PCIe* Controller #4
Flex I/O Lane	0	1	2	3
PCIe* Lane	1	2	3	4
Premium-U	RP1	RP2	RP3	RP4
	RP5	RP6	RP7	RP8
	RP9	RP10	RP11	RP12
	RP13	RP14	RP15	RP16
	RP17	RP18	RP19	RP20
	RP21	RP22	RP23	RP24
	RP25	RP26	RP27	RP28
	RP29	RP30	RP31	RP32
	RP33	RP34	RP35	RP36
	RP37	RP38	RP39	RP40
	RP41	RP42	RP43	RP44
	RP45	RP46	RP47	RP48
	RP49	RP50	RP51	RP52
	RP53	RP54	RP55	RP56
	RP57	RP58	RP59	RP60
	RP61	RP62	RP63	RP64
	RP65	RP66	RP67	RP68
	RP69	RP70	RP71	RP72
	RP73	RP74	RP75	RP76
	RP77	RP78	RP79	RP80
	RP81	RP82	RP83	RP84
	RP85	RP86	RP87	RP88
	RP89	RP90	RP91	RP92
	RP93	RP94	RP95	RP96
	RP97	RP98	RP99	RP100




SSID = PCH





SSID = PCH




2016/11/07 modify





	H(10K)	L(10K)
VRAM_ID2	UMA	OPS
BOARD_ID2	2IN1	CLAM
BOARD_ID1	CNL	WHL-U
NB_MODE#	2IN1	CLAM



TPAD
Touch panel



(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.



(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.



SSID = PCH

SSID = PCH


40 GPPC_H18_BOOTMPC <<<—
61 WIFI_RF_EN <<<—
61 BLUETOOTH_EN <<<—
20 BOARD_ID2 <<<—
15 GPP_H23 >>>—
15 GPP_H21 <<<—


61 CNV_WT_CLKN >>>—
61 CNV_WT_CLKP >>>—
61 CNV_WT_DP0 >>>—
61 CNV_WT_DP1 >>>—
61 CNV_WT_DN1 >>>—
61 CNV_WR_CLKN >>>—
61 CNV_WR_CLKP >>>—
61 CNV_WR_DP0 >>>—
61 CNV_WR_DP1 >>>—
61 CNV_WR_DN1 >>>—

18 PROJECT_ID0 <<<—
15 GPD7 <<<—



	H(10K)	L(10K)	Note
PROJECT_ID0	TypeC full	TypeC data	TypeC function det
PROJECT_ID1	Non	Non	follow Rogue define
PROJECT_ID2	Non	Non	
PROJECT_ID3	Non	Non	








Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	Corner A1
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	Corner A71

Main Func = SPI Flash



The CFL PCH supports TPM through SPI0 bus. The topology below was a full configuration which consist of 2 SPI0 Flash and 1 TPM device. The system can be configured with 1 SPI0 Flash and 1 TPM device.





Segment	Time Type	Reference	Via Count	Max Length, mm		Max Length, mils	
				Segment	Total	Segment	Total
1.							
2.							
3.							
4.							
5.							

Notes:

- R1 Resistor should be 15 ohm for 1.8V and 33 ohm for 3.3V; SPI0_1/O2 and SPI0_1/O3 connection to board with 1k ohm on R2 resistor.
- Number of vias can be allowed.
- Reference plane should be Continuous Ground Plane, SPI0_MISO and SPI0_CLK
- This topology relates to SPI0_IO_2 to 3, SPI0_MOSI, SPI0_MISO and SPI0_CLK
- Design guideline support up to 50MHz.

Main Func = RTC



Add RTC Gen 9 reset circuit 20170726

BV UMA TC TPM



Title			
Flash			
Size A2	Document Number		Rev
	Bucky WHL		SA
Date:	Friday, July 13, 2018	Sheet 25 of	105

Main Func = Thermal Sensor


18,24,79 CPU_SMB_SDA_P1 <<>
18,24,79 CPU_SMB_SCL_P1 <<>

17,24,40 RESET_OUT# >>>
40 PURE_HW_SHUTDOWN# <<<

24 CMP_VOUT0 >>>
24 CMP_VIND_R <<<


24 FAN1_PWM >>>
24 FAN1_TACH <<<

17,61,63,66,76,91 PLT_RST# >>>






Need check

PWM/TACH level 25V



PWM FAN1

Layout Note:
Signal Routing Guideline:
Trace width = 15mil




1/21 Vincent

MMBT3904-S-GPU

2.System Sensor Put on palm rest


Layout Note:
C2607 close THM2601

Layout Note:
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

KBC T8



BV LMA TC TPM

Main Func = Audio

```

19  HDA_SDIIN0_CPU      <<<-----
19  HDA_SDOOUT_CODEC    >>>-----
19  HDA_SYNC_CODEC      >>>-----
19  HDA_BITCLK_CODEC    >>>-----

```

```

29 AUD_SPK_R+ <<<-----
29 AUD_SPK_R- <<<-----
29 AUD_SPK_L+ <<<-----
29 AUD_SPK_L- <<<-----

```

```

55 DMIC_SDA_CODEC<<<-----
55 DMIC_SCL_CODEC  <<<-----
17,40,68 PM_SLP_S3#>>>-----

```

```

24  NB_Mute#  >>>_____
15,19 SPKR    >>>_____
24  BEEP      >>>_____
29  AUD_SENSE >>>_____

```

```

29 LINE1_VREFO <<<_____
29 MIC2_VREFO <<<_____

```

```

29 AUD_HP1_JACK_L <<<-----
29 AUD_HP1_JACK_R <<<-----


```

```
29 LINE1_L >>>-----
29 LINE1_R >>>-----
```





29 AUD_SLEEVE <<< _____

29 AUD_RING <<< _____

Audio Codec Chip ALC3204



Azalia I/F EMI



5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018		Sheet 28 of	105

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

(Blanking)

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018	Sheet 30 of 105		


5

4


3

2

1



BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN RTL8106			
Size	Document Number		Rev
Custom	Bucky WHL		SA
Date: Friday, July 13, 2018		Sheet 31 of	105

Main Func = LAN

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45

Size
A3

Document Number
Bucky WHL

Date: Friday, July 13, 2018

Rev
SA

Sheet 32 of 105

Main Func = Card Reader

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5170

Size
A4

Document Number

Bucky WHL

Rev
SA

Date: Friday, July 13, 2018

Sheet 33 of 105

24,35 USB_PWR_EN#>>>_____



Layout Note: Close I02

Main Func = USB Charger

24,34,35 USB_PWR_EN# >>> _____

24 USB_POWERSHARE_VBUS_EN >>> _____

24 USB_PWR_SHR_EN_L# >>> _____


16 USB_OC1# <<< _____

35 USB1_PN1_R <<>> _____

35 USB1_PP1_R <<>> _____

16 USB1_USB20_N <<>> _____

16 USB1_USB20_P <<>> _____



Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

(Blanking)

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document	Number	Rev
A4	Bucky WHL		SA
Date: Friday, July 13, 2018		Sheet 37 of	105

5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Bucky WHL</i>		<i>SA</i>
Date: Friday, July 13, 2018		Sheet 38	of 105


5

4

3

2


1




BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(RSVD)			
Size	Document	Number	Rev
A2	Bucky WHL		SA
Date: Friday, July 13, 2018			
Sheet		39	of 105

17.24 VOCST_PWRGD <<<—



VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization

[illegible]

The diagram illustrates a power supply circuit for a microcontroller. It begins with a 120V AC source connected to a transformer (T1) with a 120V:5V ratio. The secondary winding of the transformer is connected to a bridge rectifier consisting of four diodes (D1, D2, D3, D4). The positive output of the rectifier is connected to a 1000µF electrolytic capacitor (C1) for smoothing. The negative output of the rectifier is connected to the ground of the 7805 voltage regulator. The 7805 regulator is a three-terminal device with pins for input (VIN), ground (GND), and output (VOUT). The output of the regulator is connected to a 0.04A load. The input of the regulator is also connected to a 1000µF electrolytic capacitor (C2) for input decoupling. The output of the regulator is connected to a 1000µF electrolytic capacitor (C3) for output decoupling. The output voltage is labeled as 5V. The circuit is powered by a 120V AC source, and the output is a regulated 5V DC supply.

+V1.8S0

Main Func = Power & Sequence


原410機一用R2516_2017 0 82 3


BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(1/2)+DS3			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018		Sheet 41 of	105

(Blanking)



BV UMA TC TPM

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Connected_Standby(2/2)					
Size A4		Document Number Bucky WHL			Rev SA
Date: Friday, July 13, 2018		Sheet 42		of 105	



ISL95522 Hybrid Charger

ISL9538 Buck-Boost Charger



BOM Change List




Item	Location	Rev	Full Function
1	ISL95522	1.0	ISL95522
2	ISL95522	1.0	ISL95522
3	ISL95522	1.0	ISL95522
4	ISL95522	1.0	ISL95522
5	ISL95522	1.0	ISL95522
6	ISL95522	1.0	ISL95522
7	ISL95522	1.0	ISL95522
8	ISL95522	1.0	ISL95522
9	ISL95522	1.0	ISL95522
10	ISL95522	1.0	ISL95522
11	ISL95522	1.0	ISL95522
12	ISL95522	1.0	ISL95522
13	ISL95522	1.0	ISL95522
14	ISL95522	1.0	ISL95522
15	ISL95522	1.0	ISL95522
16	ISL95522	1.0	ISL95522
17	ISL95522	1.0	ISL95522
18	ISL95522	1.0	ISL95522
19	ISL95522	1.0	ISL95522
20	ISL95522	1.0	ISL95522
21	ISL95522	1.0	ISL95522
22	ISL95522	1.0	ISL95522
23	ISL95522	1.0	ISL95522
24	ISL95522	1.0	ISL95522
25	ISL95522	1.0	ISL95522
26	ISL95522	1.0	ISL95522
27	ISL95522	1.0	ISL95522
28	ISL95522	1.0	ISL95522
29	ISL95522	1.0	ISL95522
30	ISL95522	1.0	ISL95522
31	ISL95522	1.0	ISL95522
32	ISL95522	1.0	ISL95522
33	ISL95522	1.0	ISL95522
34	ISL95522	1.0	ISL95522
35	ISL95522	1.0	ISL95522
36	ISL95522	1.0	ISL95522
37	ISL95522	1.0	ISL95522
38	ISL95522	1.0	ISL95522
39	ISL95522	1.0	ISL95522
40	ISL95522	1.0	ISL95522
41	ISL95522	1.0	ISL95522
42	ISL95522	1.0	ISL95522
43	ISL95522	1.0	ISL95522
44	ISL95522	1.0	ISL95522
45	ISL95522	1.0	ISL95522
46	ISL95522	1.0	ISL95522
47	ISL95522	1.0	ISL95522
48	ISL95522	1.0	ISL95522
49	ISL95522	1.0	ISL95522
50	ISL95522	1.0	ISL95522
51	ISL95522	1.0	ISL95522
52	ISL95522	1.0	ISL95522
53	ISL95522	1.0	ISL95522
54	ISL95522	1.0	ISL95522
55	ISL95522	1.0	ISL95522
56	ISL95522	1.0	ISL95522
57	ISL95522	1.0	ISL95522
58	ISL95522	1.0	ISL95522
59	ISL95522	1.0	ISL95522
60	ISL95522	1.0	ISL95522
61	ISL95522	1.0	ISL95522
62	ISL95522	1.0	ISL95522
63	ISL95522	1.0	ISL95522
64	ISL95522	1.0	ISL95522
65	ISL95522	1.0	ISL95522
66	ISL95522	1.0	ISL95522
67	ISL95522	1.0	ISL95522
68	ISL95522	1.0	ISL95522
69	ISL95522	1.0	ISL95522
70	ISL95522	1.0	ISL95522
71	ISL95522	1.0	ISL95522
72	ISL95522	1.0	ISL95522
73	ISL95522	1.0	ISL95522
74	ISL95522	1.0	ISL95522
75	ISL95522	1.0	ISL95522
76	ISL95522	1.0	ISL95522
77	ISL95522	1.0	ISL95522
78	ISL95522	1.0	ISL95522
79	ISL95522	1.0	ISL95522
80	ISL95522	1.0	ISL95522
81	ISL95522	1.0	ISL95522
82	ISL95522	1.0	ISL95522
83	ISL95522	1.0	ISL95522
84	ISL95522	1.0	ISL95522
85	ISL95522	1.0	ISL95522
86	ISL95522	1.0	ISL95522
87	ISL95522	1.0	ISL95522
88	ISL95522	1.0	ISL95522
89	ISL95522	1.0	ISL95522
90	ISL95522	1.0	ISL95522
91	ISL95522	1.0	ISL95522
92	ISL95522	1.0	ISL95522
93	ISL95522	1.0	ISL95522
94	ISL95522	1.0	ISL95522
95	ISL95522	1.0	ISL95522
96	ISL95522	1.0	ISL95522
97	ISL95522	1.0	ISL95522
98	ISL95522	1.0	ISL95522
99	ISL95522	1.0	ISL95522
100	ISL95522	1.0	ISL95522

ISL95522



Prog. GND Resistance (mΩ)	Charger Type	Current Sense Resistor Value	Default # of Battery Cells in Series
Typ (1% Standard Resistor)			
22.5	NOVC	$R_{CS} = 10\Omega$	4
38.3		$R_{CS} = 10\Omega$	2
89.8		$R_{CS} = 20\Omega$	3
89.8		$R_{CS} = 10\Omega$	4
102		$R_{CS} = 10\Omega$	2
150	HPS	$R_{CS} = 20\Omega$	4
162		$R_{CS} = 20\Omega$	3
215		$R_{CS} = 21\Omega$	4
287		$R_{CS} = 5\Omega$	2
288		$R_{CS} = 20\Omega$	3

ISL9538

PROG. GND RESISTANCE (mΩ)	TYPE	MIN	MAX	CELL #	DEFAULT SWITCHING FREQUENCY	Automated charging	DEFAULT ACTUATOR
0	1	0	0	1	733kHz	No	0.475
8.45		8.45	100	1	733kHz	No	1.5
14.7		14.7	100	1	733kHz	No	1.5
16.0		16.0	100	1	733kHz	No	0.475
26.0		26.0	100	1	733kHz	Yes	1.5
35.7		35.7	100	1	733kHz	Yes	1.5
43.2		43.2	100	1	733kHz	Yes	1.5
52.3		52.3	100	1	733kHz	Yes	0.475
61.9		61.9	100	1	733kHz	No	0.475
71.4		71.4	100	1	733kHz	No	1.5
82.5		82.5	100	1	733kHz	No	1.5
93.1		93.1	100	1	733kHz	No	0.475
106		106	100	1	733kHz	No	0.475
118		118	100	1	733kHz	No	1.5
132		132	100	1	733kHz	No	1.5
147		147	100	1	733kHz	No	0.475
160		160	100	1	733kHz	No	0.475
178		178	100	1	733kHz	Yes	1.5
196		196	100	1	733kHz	Yes	1.5
215		215	100	1	733kHz	Yes	0.475
237		237	100	1	733kHz	Yes	0.475
261		261	100	1	733kHz	No	1.5
287		287	100	1	733kHz	No	1.5
318		318	100	1	733kHz	No	0.475
348	1	348	100	1	733kHz	No	0.475





```
SSID = PWR.Plane.Regulator_3D3V
```



Main Func = CPU_CORE

- 7 SWD_CLK_CPU <<<
- 7 SWD_ALERT_CPU <<<
- 7 SWD_DATA_CPU <<<
- 7 VCC_SENSE <<<
- 7 VSS_SENSE <<<
- 48 PWR_VCCGT_BSM1 >>>
- 48 PWR_VCCGT_BSM2 >>>
- 8 VSGT_SENSE <<<
- 8 VCCGT_SENSE <<<
- 8 VSSA_SENSE <<<
- 8 VCCA_SENSE <<<
- 40 VL_EN >>>
- 32K4 PRCHOTN_CPU
- 44 CHGR_PSYS_BMP




WHL_U42_15W
VCORE Icc(max)=70A TDC=42 A
VGT Icc(max)=31A TDC=18 A

Confir m with EE
22uF/0805 total 36pcs
(78.22610.L2L)

Item	Location	U22	U42
1	PR4672	DY	100K
2	PR4633	DY	2.55K
3	PR4642	DY	357R
4	PC4628	DY	0.033u
5	PC4653	DY	0.047u
6	PC4625	DY	0.022u
7	PC4626	DY	0.022u
8	PR4608	76.8K	64.76825.6DL
9	PR4671	1.54K	64.15415.6DL
10	PR4670	267R	64.26705.6DL
11	PR4635	1K	64.10015.6DL
12	PC4609	0.01u	78.10322.2FLDL
11	PC4618	1000p	78.10224.2FLDL
13	PU4802	DY	AOZ5038
14	PC4816	DY	10u
15	PC4817	DY	10u
16	PC4814	DY	10u
17	PC4815	DY	10u
18	PR4813	DY	2R2
19	PC4812	DY	1u
20	PC4866	DY	1u
21	PR4810	DY	2R2
22	PC4811	DY	0.022u
23	PL4802	DY	0.15uH
24	PR4823	DY	100K
25	PR4816	DY	3.65K
26	PR4815	DY	10R
27	PR4821	DY	100K
28	PT4803	DY	330u

Main Func = CPU CORE



BV UMA TC TPM

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **NCP81382MN_CPU_VCORE(2/3)**

Size A3	Document Number Bucky WHL	Rev SA
------------	-------------------------------------	------------------

Date: Friday, July 13, 2018 Sheet 47 of 105

PWR_DCBATOUT_VCCGTA






BV LMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NCP81210MN_CPU_VCCGTUS			
Size A2	Document Number Bucky WHL	Rev SA	
Date: Friday, July 13, 2018			
Sheet 49		of 106	


BV UMA TC TPM



Main Func = 1D8V



APL5934 for 1D8V_S5



BV UMA TC TPM

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
053_LDO-V1D8V&2D5V			
Size	Document Number	Rev	
A3	Bucky WHL	SA	
Date: Friday, July 13, 2018		Sheet	53 of 105

Main Func = 2D5V/ 1D8V

BV UMA TC TPM




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
054_LDO-V1D8V&2D5V		
Size	Document Number	Rev
A3	Bucky WHL	SA
Date: Friday, July 13, 2018		Sheet 54 of 105

Main Func = LCD

INVERTER POWER




Brightness




EC (BIST MODE)


LCDVDD



Layout Note:
Trace width = 8mil





Layout Note:
Trace width = 8mil



PU/PD FOR AUX CHANNEL
SIC FOR (FET/RESET)
Recommend having a pull-up resistor of 100 kΩ for A00P and a pull-down resistor of 100 kΩ for A00DP between the AC capacitor and the connector, to prevent source inversion by the A00P device.




LCD
Camera
Touch Panel



Main Func = CAMERA

Follow Santa Fe reserved for modern standby


CAMERA POWER




Layout Note: Reduce the stubs.

Main Func = Touch panel

Touch Panel



TOUCH PANEL POWER



Main Func = CRT

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

CRT(Reserved)

Size
A3

Document Number
Bucky WHL

Rev
SA




Date: Friday, July 13, 2018

Sheet 56 of 105





SSID = HDMI Level Shifter/Connector

4 HDMI_DDI_TX_N0
4 HDMI_DDI_TX_P0
4 HDMI_DDI_TX_N1
4 HDMI_DDI_TX_P1
4 HDMI_DDI_TX_N2
4 HDMI_DDI_TX_P2
4 HDMI_DDI_TX_N3
4 HDMI_DDI_TX_P3

4 HDMI_SCL_CPU
4 HDMI_SDA_CPU
4 HDMI_HPD_CPU



EMI Request:



(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3

Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018Sheet 58 of 105

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3



Document Number
Bucky WHL

Rev
SA


Date: Friday, July 13, 2018Sheet 59 of 105

Main Func = HDD


HDD



SATA HDD Connector



HDD Re- driver



Main Func = WLAN

PCIe

```

16 WLAN_PCIE_TX_N    >>> _____
16 WLAN_PCIE_TX_P    >>> _____

16 WLAN_PCIE_RX_N    <<< _____
16 WLAN_PCIE_RX_P    <<< _____

```


PCIE_CLK


```

18  WLAN_CLK_CPU_N      >>> _____
18  WLAN_CLK_CPU_P      >>> _____
18,61 WLAN_CLKREQ_CPU_N <<< _____

```

USB2.0

16 BT_USB20_P 

16 BT_USB20_N 

Single end

```
21 BLUETOOTH_EN >>>_____
```

	21	WIFI_RF_EN	~~~~~	_____
17,26,63,66,76,91		PLT_RST#	~~~~~	_____
	18,24	SUS_CLK	~~~~~	_____

Debug

24,68 HOST_DEBUG_TX >>

Power EN (Madesimo)

17,24 AUX_EN_WOWL >>>_____

18,61 WLAN_CLKREQ_CPU_N <<<—

```

19 BT_PCMOUT_CLKREQ0  >>> _____
19 BT_PCMFRM_CRF_RST_N >>> _____

```

21 CNV_WT_DN0 >>> _____
21 CNV_WT_DP0 >>> _____
21 CNV_WT_DN1 >>> _____
21 CNV_WT_DP1 >>> _____
21 CNV_WT_CLKN >>> _____
21 CNV_WT_CLKP >>> _____

```

21 CNV_WR_DN0  <<<_____
21 CNV_WR_DP0  <<<_____
21 CNV_WR_DN1  <<<_____
21 CNV_WR_DP1  <<<_____
21 CNV_WR_CLKN <<<_____
21 CNV_WR_CLKP <<<_____


```

15,20 CNV_RGI_DT_R >>> —
20 CNV_BRI_DT_R >>> —

20 CNV_BRI_RSP <<< —
20 CNV_RGI_RSP <<< —

18 JIO3_PCIE_WAKE#>>

18 CLKIN_XTAL_LCP_R >>_____




(Blanking)

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018		Sheet 62 of	105


Main Func = Power BTN

Low activated from KBC GPIO



Power button

Layout note:
G6401 place to bottom
G6402 place to top




24 LID_CL_SIO# <<< _____
24,68 KBC_PWRBTN# <<< _____


66 LID_CLOSE#_C >>> _____
66 KBC_PWRBTN#_C <<< _____

Main Func = Battery LED

Low activated from KBC GPIO



Battery LED1 (AMBER_LED)




24 CHG_AMBER_LED# >>> _____

24 SYS_LED_MASK#_R >>> _____

24 BATT_WHITE_LED# >>> _____


Low activated from KBC GPIO

Battery LED2 (WHITE_LED)



Main Func = HDD LED

SATA HDD LED
LOW activated from PCH GPIO



24 MASK_SATA_LED# >>> _____

16 SATA_LED# >>> _____


63 SSD_LED# >>> _____

Add SSD_LED function_20170920

084.00138.0A31
2nd = 084.00138.0C31

BV UMA TC TPM

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LED Board&Power Button			
Size A3	Document Number	Rev SA	
Date: Friday, July 13, 2018		Sheet 64 of 105	



Main Func = IO Connector

I/O Board Connector

USB2.0

16 USB3_USB20_N <<<>>>
16 USB3_USB20_P <<<>>>

Card Reder

16 CARD1_USB20_N <<>>
16 CARD1_USB20_P <<>>

LAN

16 LAN_PCIE_RX_N >>>
16 LAN_PCIE_RX_P >>>
16 LAN_PCIE_TX_N >>>
16 LAN_PCIE_TX_P >>>
18 LAN_CLK_CPU_N <<<
18 LAN_CLK_CPU_P <<<
18 LAN_CLKREQ_CPU_N <<< Edison 11/13 for STU
24 PM_LAN_ENABLE >>>
24 LANWAKE#_IC >>>

FP

16 FP_USB20_N <<>>
16 FP_USB20_P <<>>
24 FPR_SCAN# <<<

Free Fall Sensor

20,66,70 SENSOR_I2C_SCL <<>>
20,66,70 SENSOR_I2C_SDA <<>>
70 SENSOR_I2C_SCL_2G <<>>
70 SENSOR_I2C_SDA_2G <<>>
20 GSEN_INT1 >>>
20 GSEN_INT2 >>>
70 GSEN2_INT1 >>>
70 GSEN2_INT2 >>>

17,26,61,63,76,91 PLT_RST# >>>

20,66,70 SENSOR_I2C_SDA <<>>
20,66,70 SENSOR_I2C_SCL <<>>



70 GYRO_INT >>>
20 GYRO_DRDY >>>

24 LID_CL_SIO_TAB# <<<
64 LID_CLOSE#_C >>>
64 KBC_PWRBTN#_C <<<

17,40,51,68 PM_SLP_S4# >>>

Sensor Board Connector

2017.10.20
Change P/N
Connector list



Pitch: 1mm
Power: 6 pins
GND: 5 pins

Wire

FP


Card Reader

USB2.0 port 3

2017.10.25
Modify netname
follow STD

FP /Card Reder power
EVT1 20170628 FP vendor use +3.3V

Coaxial



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

BV UMA TC TPM

DELL				Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
IO Board Connector					
Size	Document	Number			Rev
A3					SA
Date: Friday, July 13, 2018					
Sheet 66 of 105					

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018


Sheet 67 of 105

Free Fall Sensor

Main Func = Debug

ESPI

18,24 ESPI_CLK >>>
18,24 ESPI_RESET# >>>
18,24 ESPI_CS# >>>



UART

24 HOST_DEBUG_TX >>>
20 UART_2_CTXD_DRXD >>>
20 UART_2_CRXD_DTXD <<<

APS

18 RTC_RST# >>>
24,64 KBC_PWRBTN# >>>

17,27,40 PM_SLP_S3# >>>
17 PM_SLP_S5# >>>
17,40,51,66 PM_SLP_S4# >>>
17 SIO_SLP_A# >>>
17,24,40,91 PM_SLP_S0# >>>
17 XDP_DBRESET# >>>


Modify_21070802




HOST_DEBUG_TX R6801 1 2 Do Not Stuff HOST_DEBUG_TX_CON
UART_2_CTXD_DRXD R6802 1 2 Do Not Stuff UART_2_CTXD_DRXD_CON
UART_2_CRXD_DTXD R6803 1 2 Do Not Stuff UART_2_CRXD_DTXD_CON

PM_SLP_S3#1 TP9952 Do Not Stuff
PM_SLP_S5#1 TP9949 Do Not Stuff
PM_SLP_S4#1 TP9950 Do Not Stuff
SIO_SLP_A# 1 TP9951 Do Not Stuff


RTC_RST# 1 TP9953 Do Not Stuff
KBC_PWRBTN# 1 TP9954 Do Not Stuff
PM_SLP_S0# 1 TP9956 Do Not Stuff
XDP_DBRESET# 1 TP9955 Do Not Stuff



ESPI Debug Connector



BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018Sheet 68 of 105

5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Bucky WHL</i>		Rev <i>SA</i>
Date: Friday, July 13, 2018		Sheet 69 of	105

SSID = User.interface

66 GSEN2_INT1 <<< _____
66 GSEN2_INT2 <<< _____

20 GSEN2_INT1_C <<< _____
20 GSEN2_INT2_C <<< _____

18 FFS_INT1 <<< _____

20,66 SENSOR_I2C_SCL << _____
20,66 SENSOR_I2C_SDA << _____
66 SENSOR_I2C_SCL_2G << _____
66 SENSOR_I2C_SDA_2G << _____
20 GYRO_INT_C <<< _____


20 FFS_INT2 <<< _____

66 GYRO_INT >>> _____


60 FFS_INT2_Q <<< _____

Free Fall Sensor

ref KR13_20170801
Reserve FFS-1




Free Fall Sensor + G Sensor




因free fall sensor 在板上,所以 E -1在
FFS 有Ebenso lo &2 i 會上件

combine G



Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018		Sheet 71 of	105

5


4

3


2

1


Main Func =TI





EC




11/23 follow rogue



24,72 UPD1_SMBINT# <<-----




3D3V S511/73 follow request












```

GP100 (USB_OC0#): default HI Set open drain to meet unplug , GPIO is high
condition:
GP101 (F0_OVP_TRIP_P1): default LO OK
GP102 (6982D GP102): default LO OK
GP103 (6982D GP103): default LO OK
GP104 (DPI HP5 CP03): default LO OK
GP105 (6982D GP105): default LO OK
GP106 (F0_VBUS_C_CTRL1): default LO OK
GP107 (VRUS_F_CTRL1): default LO OK
GP108 (6982D GP108): default HI (as below circuit) OK


```




```
setting follow Spec/EV add_0901
```




For ROSA TYPEC PD P/N
071.17030.000U



TYPE-C CONNECTOR



73 BOT_MUX_P_L << >> _____



The schematic diagram illustrates the USB-C PD controller circuit for the L9632, L9633, and L9634 chips. The circuit is divided into several functional blocks, each represented by a dashed green box and labeled with a specific function:


- Form EC (CV18 add):** This block is connected to the L9632 chip and includes a TypeC full signal line.
- Form PD:** This block is connected to the L9632 chip and includes a TypeC full signal line.
- Form PD control:** This block is connected to the L9632 chip and includes a TypeC full signal line.
- Form PD control:** This block is connected to the L9632 chip and includes a TypeC full signal line.

The diagram also shows the connection of various signal lines to the L9632, L9633, and L9634 chips, including VBUS, GND, and control signals. Component values and labels for different functional blocks are provided throughout the diagram.



(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018

Sheet 75 of 105









Figure 18-11. GC6 2.0 High-level Signal Connection Concept




Main Func = dGPU



SSID = VRAM

Main Func = dGPU

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number

Rev
SA

Date: Friday, July 13, 2018

Sheet 83 of 105

Main Func = dGPU


BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GPU-VRAM7,8 (4/4)	
Size	Document	Number	Rev	
A3	Bucky WHL		SA	
Date:	Friday, July 13, 2018		Sheet	84 of 105

Main Func = dGFX_CORE



need EE Check

85.85 PWR_VGA_INVDD_PG <<<

79 TV_VGA_SS_PG >>>




86 TV_VGA_EN_R >>>

86 100V_PGD00 >>>


19.24 DGPI_PWRCK <<<


85.85 PWR_VGA_INVDD_PG <<<

79.86 GPCK_DCK_PWR_EN >>>



Item	Location	N16	N17
1	PUR514	RT8812AGQW	74.08812.073
2	PR8511	20K	64.61915.6DL
3	PR8510	20K	64.20025.6DL
4	PR8512	2K	64.20015.6DL
5	PR8514	18K	64.18025.6DL
6	PR8561	OR	63.R0034.1DL
7	PC8519	2700p	78.27224.2FLDL
8	PR8525	OR	63.R0034.1DL
9	PR8526	OR	63.R0034.1DL
10	PR8527	DY	OR
11	PR8576	DY	OR
12	PR8577	DY	160K
13	PR8508	15.4K	64.15425.6DL
14	PR8504	348K	64.34835.6DL


















PARAMETER	MIN	MAX	UNITS
VIN1.2 Input voltage range	0.9	Vmax	V
VBIAS Bias voltage range	2.5	5.5	V
EN1.2 ON voltage range	0	5.5	V
VSOUT1.2 Output voltage range	—	VIN1.2	V
VIN High-level input voltage, EN1, EN2	1.2	5.5	V
VL Low-level input voltage, EN1, EN2	—	0.5	V
CT1.2 Input Capacitor	1	—	μF

Main Func = dGPU G5516 for 1.8V_AON_S0

Main Func = dGPU



1D35V_VGA_S0
SY8288RAC for 1D35V



Main Func = dGPU

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				<i>Reserved</i>	
Size A3	Document	Number	<i>Bucky WHL</i>		Rev <i>SA</i>
Date: Friday, July 13, 2018			Sheet	87	of 105

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

BV UMA TC TPM

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>Reserved</i>					
Size	Document Number				Rev
A4	<i>Bucky WHL</i>				<i>SA</i>
Date: Friday, July 13, 2018			Sheet	88	of 105

5






4

3

2

1

Main Func = UnusedParts








For acoustic noise





Main Func = EMI Capacitors

Mind the voltage rating of the caps.







remove 105V_VGA_S0 EC CAP_21070719



Main Func = RF Capacitors

For RF solution RFQ 2017/08/11 Mind the voltage rating of the caps.



BV UMA TC TPM

5

4

3

2

1

D

D

C

C

B


B

A

A

(Blanking)

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Bucky WHL		SA
Date: Friday, July 13, 2018		Sheet 90 of	105

5

4

3

2

1




SSID = TPM

Change to use co-lay TP750X & Z32H330 follow DT project_20170921

18,25 SPI_SO_ROM <<< _____
15,18,25 SPI_SI_ROM >>> _____
18,25 SPI_CLK_ROM >>> _____
18 SPI_CS_ROM_N2 >>> _____

17,26,61,63,66,76 PLT_RST# >>> _____

20 PIRQA# <<< _____
18 TPM_SPI_IRQ# <<< _____
17,24,40,68 PM_SLP_S0# >>> _____



NU: Nuvoton TPM :071.00750.0003
NZ: NationZ TPM :071.32330.0003

BV UMA TC TPM

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File **TPM2.0**

Size	Document Number	Rev
Customer	Bucky WHL	SA
Date: Friday, July 13, 2018	Sheet 91 of 105	

SSID = Finger Print

PWFPR(Botton side finger Print Sensor)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

A3

Document Number

Bucky WHL

Rev

SA

Date: Friday, July 13, 2018

Sheet 92 of 105

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018Sheet 93 of 105

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3


Document Number
Bucky WHL

Rev
SA

Date: Friday, July 13, 2018Sheet 94 of 105

(Blanking)

BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Bucky WHL

Rev


SA

Date: Friday, July 13, 2018

Sheet 95 of 105


(Blanking)

BV UMA TC TPM


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number Bucky WHL		Rev SA
Date: Friday, July 13, 2018		Sheet 96 of	105

(Blanking)

BV UMA TC TPM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS_Switch			
Size	Document Number		Rev
A4	Bucky WHL		SA
Date:	Friday, July 13, 2018		Sheet 97 of 105

Main Func = Firmware SW



add 0 ohm
20161122(X1)

Firmware SW

Default setting: pull LOW
DY for MP

05/15 SC

19 ME_FWP_SW >>>
24 ME_FWP <<<


FSW1 change from 62.40018.691 to 62.40018.641
20160623(DVT1)

	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override


modify 20161122(X1)

modify 20161122(X1)

*Symbol same as
62.40018.401



CIRCUIT DIAGRAM



BV UMA TC TPM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Firmware SW

Size

Document Number

Rev

A4



Bucky WHL

SA

Date: Friday, July 13, 2018


Sheet 98 of 105

3 XDP_TCLK <<<—
3 XDP_TDO_CPU <<<—
3 XDP_TDI <<<—
3 XDP_TMS <<<—
3 XDP_TCK_JTAGX >>>—
3 PCH_JTAG_TDO >>>—
3 PCH_JTAG_TDI >>>—
3 PCH_JTAG_TMS >>>—



BV LMA TC TPM


CLK Block Diagram




<https://shop62935598.taobao.com>

[illegible][illegible]


Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]




For DDR4 power sequence



KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




NV N17S GPU Power Down sequence





<https://shop62935598.taobao.com>

Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)




KBC SMBus Block Diagram




BV UMA TC TPM			
		Wstron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SMBUS Block Diagram Bucky WHL			
Size A2	Document Number		Rev SA
Date: Friday, July 13, 2018		Sheet 104 of 105	

Thermal Block Diagram



Audio Block Diagram



<https://shop62935598.taobao.com>